Abstract-This paper presents the benchmark study of ac and dc active power decoupling (APD) circuits for the second-order harmonic mitigation in kilowatt-scale single-phase inverters. First, a brief comparison of recently reported APD circuits is given, the best solution that can achieve high efficiency and highpower density is identified and comprehensively studied, and the commercially available film capacitors, the circuit topologies, and the control strategies adopted for APD are all considered. Then, an adaptive decoupling voltage control method is proposed to further improve the performance of dc decoupling in terms of efficiency and reliability. The feasibility and superiority of the identified solution for APD together with the proposed adaptive decoupling voltage control method are finally verified by both the simulation and experimental results obtained on a 2-kW singlephase inverter.
I. INTRODUCTION

I
N SINGLE-PHASE systems, the ac side instantaneous power may contain both a dc component and a double line frequency power oscillation. This power oscillation will then induce a significant current or voltage ripple on the dc side. Depending on applications, the input ripples may cause different problems, e.g., reduced maximum power point tracking efficiency in photovoltaic inverters and reduced lifetime in battery powered uninterruptible power supplies [1] , [2] . To cope with this issue, the most widely used approach so far is to connect an electrolytic capacitor (E-cap) bank to the dc bus to passively decouple the power oscillation. The drawbacks of this method are obvious because of the bulky size and short lifetime of the E-caps. The demand for higher power density and higher efficiency has never stopped, and Google has recently initiated a technological program aiming to find an excellent solution to a 2-kW single-phase inverter. Z. Qin, P. C. Loh, and F. Blaabjerg are with the Department of Energy Technology, Aalborg University, Aalborg DK-9220, Denmark (e-mail: zqi@et.aau.dk; pcl@et.aau.dk; fbl@et.aau.dk).
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One of the most challenging targets is to achieve a compact design (<655.5 cm 3 volume in total) while keep the input ripple currents in a low level [3] , and this objective cannot be simply realized by the passive decoupling approach. Therefore, active power decoupling (APD), which uses inductors or film capacitors with much lower capacitance to replace the bulky E-cap bank [4] - [21] , becomes one of the key techniques to conquer this design challenge. The APD technique is commonly implemented by using an auxiliary circuit composed of power switches and energy storage devices, such as capacitors or inductors. Therefore, the efficiency reduction induced by this method becomes one of the main concerns. The inductor-based APD losses its competitiveness because of the inherent high loss of the inductor, including the core loss and the winding loss [5] , [6] . Besides, the volume of the inductor required for APD is also sizeable. The film capacitor-based APD is more attractive from efficiency and power density points of view. A set of circuit topologies and corresponding control strategies of film capacitor-based APD have been proposed in the literature, and most of them are shunt type [8] - [21] instead of connecting the auxiliary circuit in series into the dc bus [7] . The shunt film capacitor-based APD methods can be basically categorized into dc decoupling [9] - [15] and ac decoupling [16] - [21] according to the polarity of the decoupling capacitor voltage, where the former has a unipolar capacitor voltage, while the latter has a bipolar one. The dc decoupling methods can be realized by flyback converter-based single-phase inverters [9] - [11] or rectifiers [12] , which are simple and effective. However, these methods may be more suitable for microinverters or LED drivers due to the power limitation of the flyback converter. A bidirectional boost-type dc decoupling method [13] - [15] is more appropriate for kilowattscale single-phase applications. Since the boost converter is connected to the dc bus of the single-phase converter, the power decoupling function can be easily implemented by controlling the input current of the boost converter to be a sinusoidal with a double line frequency. The dc offset of the decoupling capacitor voltage is a variable that can be freely tuned, and it is normally fixed at a certain value in previous papers for simplicity [14] , [15] . In this paper, an adaptive control algorithm will be proposed to optimize the dc offset voltage, so that the efficiency and reliability of the decoupling circuits can be greatly improved during 2168-6777 © 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. light-load operation. In contrast, ac decoupling methods may need an extra full-bridge converter to independently control the bipolar capacitor voltage [16] . In order to reduce the number of active components, the decoupling capacitor can be connected between an extra half-bridge and one leg of the single-phase full-bridge converter as proposed in [17] . However, the modulation of the original circuit may interact with that of the power decoupling circuit. Therefore, higher dc bus voltage may be required in order to produce the same ac side voltage [17] . Fortunately, by using the space vector pulsewidth modulation (SVPWM) method, the dc bus voltage utilization can be maximized, and more ripple power can be decoupled without increasing the dc bus voltage [18] . Other methods to reduce the number of components in ac decoupling include using a half-bridge plus two flying capacitors [19] , [20] or solely using two flying capacitors [21] . In these methods, two identical film capacitors are connected in series between the plus and minus dc rails with their neutral point controlled to be a sinusoidal. In this case, the power decoupling function can be realized without using extra dc bus capacitors to handle the transition of the switching patterns and load change. The only drawback is the relatively lower modulation index and, thereby, a higher voltage stress during light-load operation. The minimum capacitance required for APD was analyzed in [16] ; however, the volume of the film capacitors used for APD is not discussed, and it is actually a more important performance indicator from power density perspective. With the research works reviewed above, it is still not clear that which types of power decoupling capacitors and circuit topologies can achieve the highest power density and efficiency for a kilowatt-scale single-phase inverter. Most of these papers only present the capacitance required for power decoupling, but as revealed by the datasheets of the capacitors [22] - [25] , the volume of the capacitors can be quite different depending on the types of the film capacitors used for power decoupling. Even with the same type of film capacitors, the ripple power they can supply may also vary depending on the operating voltage as well as the circuit topology used for power decoupling. To answer these questions, the objective of this paper is to provide a benchmark evaluation to the existing APD circuits, where the commercially available film capacitors and the control strategies adopted for power decoupling are also taken into consideration. The most promising APD solution will be identified for a kilowatt scale single-phase inverter. Moreover, an adaptive decoupling voltage control method is also proposed for the dc decoupling circuit in order to further improve the light-load efficiency as well as the lifetime of the inverter. The remaining part of this paper is organized as follows. Section II discusses the selection of the decoupling capacitors and the auxiliary circuits. Section III illustrates the control strategies of the auxiliary circuits. Sections IV and V, respectively, present the simulation and experimental results of the designed ac and dc decoupling circuits to demonstrate their effectiveness. Finally, we conclude the contributions of this paper in Section VI.
II. SELECTION OF THE DECOUPLING CAPACITORS
AND THE AUXILIARY CIRCUITS The basic circuit diagram of the studied single-phase inverter is shown in Fig. 1 , and its specifications are partially referred to the Little Box Challenge [3] , where the dc bus voltage V dc is 450 V connected in series with a 10-resistor as the impedance, the ac output voltage v o is 240 V rms with its fundamental frequency ω n being fixed at 2π ×60 rad/s. The nominal output power P n is 2 kW, and the design constraint is that the input dc bus peak-to-peak current and voltage ripples should be <20% and 3% of the nominal values, respectively. In order to avoid unnecessary power losses, the 10-resistor is removed in the design, and the dc bus voltage V dc is purposely dropped from 450 to 400 V. It should be noted that the topology of the inverter is optional and can be other ones than a full-bridge. The following equations can be easily derived for its ac output:
ripple power p r (2) where i o is the ac output current, and only linear loads are considered in this case. ϕ is the load phase angle, V o and I o are the rms values of the ac output voltage and current, respectively, and p o is the instantaneous output power. As seen in (2), the output power p o is composed of a dc term p o and a sizable second-order ripple power p r . In order to keep 20% peak-to-peak current ripple on the input side, the dc source should supply (20%)/2 = 10% of the ripple power if a constant dc input voltage is assumed. The remaining 90% of the ripple power will then be fed by the dc-link capacitor C 1 , and the ripple power of C 1 is simply given by (3), as shown in Fig. 2 1
where I r is the current ripple amplitude of capacitor C 1 in the case of passive power decoupling, and P r is the amplitude of the second-order ripple power p r . According to Ohm's law in C 1 and the constraint of the dc bus voltage ripple, it is possible to derive that
where V r is the amplitude of the dc bus voltage ripple. According to (3) and (4), the capacitance of C 1 needed for passive power decoupling is 0.99 mF. In order to have enough design margins, the 450 V E-caps cannot directly be used, and two E-caps with a lower voltage value, e.g., 350 V should be connected in series in the dc bus. Moreover, the E-caps should normally be over designed in order to have satisfactory lifetime. Therefore, the size of the required E-caps could be considerable, and it will be very difficult to simultaneously meet the compact design and the low input ripples requirements. The APD methods, which can significantly reduce the capacitance requirement in single-phase systems, thus become the life-saving straws.
A. Decoupling Capacitors
The auxiliary circuits for APD are composed of power switches, chokes, and film capacitors. For power switches and chokes, they can be optimized through the use of wide bandgap devices with high-frequency switching, while for film capacitors, they may dominate the volume of the overall system due to the requirement for low-frequency ripple power compensation. The operation modes of APD can be classified into dc decoupling and ac decoupling, depending on whether the decoupling capacitor voltage will change its polarity or not, as shown in Fig. 3 . Another difference between the dc decoupling and the ac decoupling is the frequency of the ripple voltage in the decoupling capacitor. For the dc decoupling capacitor, the frequency of voltage ripple is twice the fundamental frequency of the ac output, while for the ac decoupling capacitor, it is the same as the fundamental frequency [14] , [18] . The stored energy of the capacitor in dc decoupling is obviously higher than that in ac decoupling according to the definition of the capacitor's stored energy shown in
where C 2 is the capacitance of the decoupling capacitor, and |v C | max and |v C | min are, respectively, the maximum and minimum values of v C during operation. In order to evaluate the performance of film capacitors used for power decoupling, some of the state-of-the-art film capacitors are studied and compared, and their stored energy densities, i.e., the ratio between the stored energy in (5) and the volume of the capacitor, are presented in Fig. 4 . For dc decoupling, the dc voltage offset and the voltage variation of the capacitors are pushed to the nominal values, and the specifications of the capacitors are obtained from the datasheets [22] - [25] . As shown in Fig. 4(a) , the EPCOS dc film capacitors (B32778) always have the best performance even the nominal voltage changes from 400 to 1300 V. Moreover, the stored energy density generally increases as the nominal voltage rises. The 800 V EPCOS dc film capacitors (B32778) are deemed as the best candidate for dc decoupling, because in this case, 1200 V SiC MOSFET can be used with certain margins. However, there are very few types of B32778 film capacitors commercially available in the market, and the 800 V B32776 series capacitors are finally chosen for dc decoupling and the power density will be slightly compromised. In contrast, the stored energy density of capacitors in ac decoupling is much lower, as shown in Fig. 4(b) . Despite, Vishay ac film capacitors (MKP 1847) are found to be the best choice with the highest energy density, and its nominal voltage is 250 V rms . This ac voltage can be easily achieved by using buck-type decoupling methods as the dc bus voltage is 400 V.
Vishay ac film capacitors (MKP 1847) are thus chosen for the ac decoupling.
B. Circuit Topologies
In general, there are buck [ Fig. 1(b) ], boost [ Fig. 1(a) ], and buck-boost type [ Fig. 1(c) ] topologies available for dc power decoupling. The buck-type auxiliary circuit is not considered, because it may require at least two conversion stages in order to have a high dc offset voltage. The buck-boost-type topology seems to be a good choice, because it can output a high dc offset as well as a wide voltage variation, so that the volume of the decoupling capacitor can be minimized. Unfortunately, the voltage stress of the switches in the auxiliary circuit is the sum of the decoupling capacitor voltage and the dc bus voltage, as shown in Fig. 1(c) . Therefore, it will significantly increase the switching loss and even make the voltage stress of the auxiliary circuit go beyond 1200 V (800 V + 400 V). The boost-type topology shown in Fig. 1(a) is finally chosen, and the required decoupling capacitance can be approximated to be [16] 
where v r2 is the allowed voltage ripple (amplitude) of the decoupling capacitor C 2 , which is 0.2v c_ max for the EPCOS B32776 series [22] . A single 30 μF/800 V film capacitor (B32776E8306K) is used together with the boosttype dc power decoupling circuit to mitigate the second-order ripple power. The volume of this capacitor is only 30 mm × 45 mm × 42 mm = 56.7 cm 3 . The ac power decoupling is normally of a buck-type, as shown in Fig. 1(d)-(f) . The maximum peak value of the ac decoupling capacitor voltage V ac is thus the dc-link voltage, which can only be realized through the circuit shown in Fig. 1(f) with SVPWM. The required capacitance can be evaluated as described in [18] 
where V ac is the amplitude of the capacitor voltage v ac . In this case, three 25 μF/250 V rms ac film capacitors (MKP1847625254P2) should be used, whose volume is 3 × 30 mm × 45 mm × 42 mm = 170.1 cm 3 , and it is two times larger than the dc decoupling design. Actually, in addition to the larger volume, the ac decoupling circuit may have lower efficiencies, especially under light-load conditions. This is because the current stress of the decoupling switches does not linearly decreases with the load power, and this will be explained in Section III.
III. CONTROL STRATEGIES OF THE AUXILIARY CIRCUITS
A. DC Decoupling
According to (2) and Fig. 1(a) , with the boost-type dc decoupling circuit, the ripple power can be compensated by simply regulating the decoupling current i f to be a sinusoidal with 2ω n as follows:
where i * f is the decoupling current reference.
, which can also be realized by applying a bandpass filter G BPF (s). Thus, i * f can be expressed as
where
is the instantaneous duty ratio of the inverter. The error of the decoupling current is then input into a proportional resonance (PR) controller G cif (s) to obtain the duty ratio of the boost converter. The PR controller is given by (11) , and its associated decoupling current control is shown in Fig. 5 G cif (s) = 0.02+ 5s
It should be noted that the dc offset of v C is a parameter that can be freely tuned. In [13] , the decoupling capacitor is fed by the ac output voltage via a transformer and a rectifier in order to keep v C > V dc . A relatively simpler and more cost-effective method is to set a fixed dc offset voltage for the decoupling capacitor to guarantee v C > V dc for any load conditions as done in [14] and [15] . However, with a fixed dc offset voltage, the ac component in v C gets smaller under light load, and v C becomes unnecessarily high, as shown in Fig. 6 (a) (full load) and Fig. 6(b) (half load) . This directly translates into higher switching losses of S 5 and S 6 as well as faster lifetime consumption of the capacitor C 2 [26] . In order to solve these issues and meanwhile maintain the simple circuit configuration, this paper proposes an adaptive offset regulation to optimize V C as much as possible, and the implemented control algorithm can be shown in Fig. 5 (dashed box) . As seen, instead of having a fixed dc offset voltage, the idea is to maintain a fixed minimum value of v C , which is always slightly higher than the dc bus voltage regardless (12) . The interval is very small, so that the bottom value of D 1 and v C can be considered to be fixed (Fig. 5) , and the effect of this offset can be automatically cancelled by the adaptive offset regulation. Therefore, the bandpass filter G BPF (s) used to mitigate the dc component in D o i o can be avoided, and it is eliminated in the simulation and experimental test.
B. AC Decoupling
In ac decoupling, the terminal voltage of the decoupling capacitor is theoretically a sinusoidal as defined by (13) . For ripple power cancellation purpose, the decoupling capacitor voltage is necessary to be (π/4) ahead of the inverter output voltage if the load is assumed to be resistive [18] . However, in reality, the phase displacement may need a small change θ c , because the load could be nonresistive, and the ripple power caused by the filtering inductor or capacitor should also be considered. Similarly based on the instantaneous power balancing, the required voltage and current for ac decoupling can be depicted by the following equation:
Equation (13) shows that, being different with the dc decoupling case, the inductor current here does not linearly decrease with the load power. Therefore, the higher current stress and the lower system efficiency may be expected for ac decoupling under light-load conditions.
Instead of using open-loop power decoupling, which is simple but has relatively poor decoupling performance especially under load changes, a closed-loop decoupling method is designed in this paper according to the one proposed in [20] . Since the inverter is fed by a constant dc source, the duty ratios of the converter D o and D f can be regarded as the normalized output voltages. In this case, the output power and the decoupling capacitor power can be estimated from the duty ratios and the inductor currents, as shown in Fig. 7 . The sum of these two power is then processed by the same bandpass filter G BPF (s) as shown in (10) to cancel the dc component introduced by the output power and derive only the ripple power. A minus sign is then applied to obtain the error of the ripple power because the reference of the ripple power should be zero. Since the ripple power is of the secondorder, while in the inner current control loop, the inductor current is a fundamental component, a transformation matrix defined by (14) is required to assist in the reference frame transformation. The second input to the matrix is obtained by adding a quarter cycle delay to the ripple power, and in this case a virtual αβ coordinate can be created. Afterward, a proportional resonant controller G cfv (s) is used to ensure a zero error tracking of the ripple power. The decoupling capacitor current is not necessary to be sinusoidal, and a fast dynamic performance is more preferred. Thus, only a proportional controller K cfi = 0.02 is used
For the ac decoupling circuit shown in Fig. 1(f) , another concern is the modulation method adopted for the B6 converter. A unipolar modulation method is normally used for the full bridge of the inverter, and the reference of phase C is obtained by adding the duty ratio of the decoupling capacitor D f to the reference of phase B [17] . In this case, three-phase duty ratios can be obtained as the Ref a,b,c shown in Fig. 8 . The drawback of this method is that the modulation index of the output voltage v o and the decoupling capacitor voltage V C cannot achieve unity at the same time. Therefore, the utilization of the dc-link voltage or the reduction of the decoupling capacitor cannot be optimized. In order to solve this problem, an SVPWM method was proposed in [18] , which is effective but a bit complicated due to the sector selection and dwell time calculation. Instead of using the space vectors, a reference offset injection is applied for simplification, and it is shown in Fig. 8 . The reference offset injection method is the same with the carrier-based SVPWM method, where the only difference is that the former is an unbalanced PWM method while the latter is a balanced one.
IV. SIMULATED RESULTS
In order to verify the feasibility of the proposed solution for power decoupling, simulations of the inverter circuits shown in Fig. 1(a) and (f) were carried out with PLECS and the parameters are listed in Table I . The simulated results are presented in Figs. 9-12. As seen, the second-order harmonic in the dc-link current is significantly mitigated by both dc decoupling (Fig. 9 ) and ac decoupling (Fig. 11) . Moreover, the decoupling current i f in ac decoupling is higher than that in dc decoupling, and thus the efficiency reduction caused by ac decoupling might be higher than the dc decoupling case, which will later be proved by the experimental results Simulated results showing the steady-state performance of dc decoupling with proposed adaptive control in full-load condition. in Section V. In addition to the steady-state operation, the dynamic performances of the two power decoupling solutions are verified by the simulation as well, and they are shown in Figs. 10 and 12 , respectively. As seen in Fig. 10 , with dc decoupling a fixed bottom value is ensured for the decoupling capacitor voltage v C by using the proposed adaptive offset regulation. In this case, the voltage stress of the decoupling switches S5 and S6 will always be lower than the case when a fixed dc offset is applied to v C . Therefore, the switching losses can be reduced.
V. EXPERIMENTAL RESULTS
The proposed APD solution was also verified on a 2-kW prototype, as shown in Fig. 13 , whose parameters are the same with those used for simulations in Section IV. The controller is implemented in dSPACE 1006. As seen, the volume of the capacitor for dc decoupling is only 1/3 of the total volume of the three capacitors for ac decoupling. This is in consistence with the investigations shown in Fig. 4 , where the stored energy density of dc decoupling is about three times of the ac decoupling case.
The obtained experimental results are presented in Figs. 14-18. The steady-state performances of the dc and ac decoupling are shown, respectively, in Figs. 14 and 16 , where the second-order harmonic in the dc-link current i dc is well mitigated no matter in half-or full-load condition. Figs. 15 and 17 show the transient responses of the dc and ac decoupling during decoupling function enabling and load step-up respectively, which as seen are smooth and fast. Moreover, a fixed bottom value of the decoupling capacitor voltage can be observed in Figs. 14 and 15 even during the load change [ Fig. 15(b) ], and this matches well with the simulation results presented in Figs. 9 and 10 . The efficiency of the system and the lifetime of the decoupling capacitor are expected to be improved as compared with the dc decoupling without using the proposed adaptive control shown in Fig. 6 , where a fixed dc offset D offset = 0.3 is used and the corresponding dc component of v C is V dc × (1/1 − 0.3) = 575 V. It should be noted that, the dc-link current i dc has different high-frequency components between the simulated and experimental results. This is because in experiments the impedance of the dc source naturally exists and will provide attenuation to the highfrequency components of i dc , as shown in Figs. 14-16. However, in simulations, the impedance of the dc source is not modeled, and the high-frequency components in the dc-link current i dc may become more significant, as shown in Figs. 9-12 .
The efficiency curves of the system under different control schemes and decoupling circuits were also measured by a Voltech PM3000A Universal Power Analyzer, and the results are summarized and presented in Fig. 18 . It is clear that the dc decoupling method with the proposed adaptive control will stand out, because its efficiency reduction is the least as compared with the other two decoupling solutions. Thanks to the adaptive decoupling voltage control, under light-load conditions, the current and voltage stresses of the decoupling circuit are low, and the efficiency reduction is basically negligible. Under high load conditions, the maximum efficiency drop can be observed, but it is still less than 0.5%. When the proposed adaptive voltage control is disabled, the offset of the decoupling voltage is fixed at 575 V. With such a high dc-link voltage operation, the system efficiency drop will become more obvious and it can be up to 1.2% when 1/8 of the nominal load is applied to the system, as shown in Fig. 18 . In addition to the dc decoupling tests, the efficiency of the ac decoupling circuit shown in Fig. 1(f) was also tested and presented in Fig. 18 for comparison. As seen, it is much lower than the dc decoupling case no matter the proposed adaptive voltage control is activated or not. The efficiency reduction is ∼1% under full-load condition and 2%∼3% under light-load condition. As mentioned, the main reason is that the current in the ac decoupling circuit does not linearly decrease with the load power.
VI. CONCLUSION
In this paper, the benchmark of ac and dc APD circuits is presented in order to achieve high power density and high efficiency for kilowatt scale single-phase inverters. Different APD topologies are evaluated and compared, among which, the boost-type dc power decoupling circuit is found to be best suited for this specific application. The results show that, with the proposed solution, the dc bus current ripple of a 2-kW prototype can be significantly reduced by utilizing only a single 30 μF/800 V film capacitor in dc decoupling, instead of a large E-cap bank. Moreover, the efficiency drop caused by the power decoupling circuit is sizably reduced under lightload conditions by implementing the proposed adaptive control strategy. Since the proposed adaptive control strategy leads to a lower voltage of the decoupling capacitor in light-load condition, the lifetime consumption of the film capacitor is also reduced and, thereby, a higher reliability of the capacitor can be expected. Moreover, the ac decoupling circuit is also studied for comparison, where the best solution is to use three 25 μF/250 V rms film capacitors in parallel. However, the capacitor volume for ac decoupling is about three times of that for dc decoupling, and the efficiency of the former is much lower as well. 
